A radiation-tolerant metal-gate CMOS technology has been developed for use on non-volat i l e MNOS i n t e g r a t e d c i r c u i t c h i p s .
t i l e MNOS i n t e g r a t e d c i r c u i t c h i p s . CMOS per i p h e r a l s f a b r i c a t e d w i t h t h i s p r o c e s s
are capable of the high voltage operation (>25 V> required to drive the memory a r r a y and r e q u i r e only the standard seven mask l e v e l s , i n c l u d i n g p a s s i v a t i o n .
One a d d i t i o n a l mask i s required to define the MNOS memory d e v i c e s . F a b r i c a t i o n and c h a r a c t e r i z a t i o n o f t h e s e c i r c u i t s i s described. Processing sequences compatible with known radiation hardening procedures
have been defined.
INTRODUCTION
A common problem i n t h e f a b r i c a t i o n of metal-nitride-oxide-silicon (MNOS) n o n v o l a t i l e memories i s the design of p e r i p h e r a l c i r c u i t r y which can handle the high voltages (>25 V) r e q u i r e d t o drive the memory array for high performance. Usually epitaxial silicon subs t r a t e s are used where deep d i f f u s i o n s are performed t o i s o l a t e r e g i o n s of t h e e p i l a y e r . I n t h i s manner t h e p o t e n t i a l s of t h e i s o l a t e d e p i regions can be controlled, permitting high voltage write-erase pulses to be applied between a memory g a t e and e p i s u b s t r a t e . Because of the high voltages, p-channel devices with depletionmode loads are normally used. In general, t h e s e c i r c u i t s s u f f e r from slow speed, high standby power d i s s i p a t i o n , and l o w r a d i a t i o n tolerancecompared to metal-gate CMOS c i r c u i t s . An a t t r a c t i v e a l t e r n a t i v e would be t o use CMOS p e r i p h e r a l s , b u t i t has been d i f f i c u l t t o obt a i n enhancement mode n-channel devices with d r a i n breakdown voltages greater than 25 o r 30 v o l t s w i t h o u t r e s o r t i n g t o e x t r a d i f f u s i o n and masking s t e p s ( 1 , 2 ) . The recently developed inverted CMOS process (3) i s p a r t i c u l a r l y a t t r a c t i v e f o r MNOS a p p l i c a t i o n s s i n c e i t i s capable of high-performance, high voltage opera t i o n , and the p-channel memory a r r a y i s a u t om a t i c a l l y i s o l a t e d i n a separate n-well. This a v o i d s t h e n e c e s s i t y o f u s i n g e p i t a x i a l s i l i c o n ::This work supported by the U. S. Department of Energy (DOE) and A i r Force Weapons Lab, K i r t l a n d AFB, N M . For process labelled A, steam gate oxides are grown a t 85OoC, and memory g a t e s and contact windows are then opened. After Si3N4 d e p o s i t i o n t h e n i t r i d e i s s t r i p p e d from the peripheral gates and a nonselective clean-etch i s used t o g u a r a n t e e t h a t a l l cont a c t windows are open. Metal deposition and d e f i n i t i o n and p-glass passivation complete the process. 
Although s t r i p p i n g t h e n i t r i d e i n p r o c e s s A improves the radiation hardness
of the gate oxides as compared t o t h a t of an unstripped sio2-SigNq sandwich ( 4 1 , the hardness i s i n f e r i o r t o t h a t of an 85OoC steam oxide
imm e d i a t e l y a f t e r i t s growth. It i s b e l i e v e d t h a t the ammonia anneal received
by the gate oxide d u r i n g n i t r i d e d e p o s i t o n may be r e s p o n s i b l e f o r the degraded hardness.
The radiation hardness can be enhanced if the peripheral gate oxide i s grown l a s t a s i n d i c a t e d
by process B i n T a b l e I. This involves a tradeoff since the memory t r a n s i s t o r c h a r a c t e r i s t i c s are a f f e c t e d by the "steam oxide anneal" of t h e n i t r i d e ( 5 ) . Following the pregate boron threshold adjust t h e n i t r i d e is deposited. The n i t r i d e i s defined and etched so t h a t i t remains only i n t h e memory channels.
The 850°C steam oxidation follows with the nitride preventing oxidation i n t h e memory transistor channel. Contact windows are cut and m e t a l l i z a t i o n and p a s s i v a t i o n follow. Both process sequences A and B r e q u i r e e i g h t mask l e v e l s and the choice of which process to use involves a trada-off between memory t r a n s i s t o r c h a r a c t e r i s t i c s and c i r c u i t r a d i ation hardness. The n-well must be d r i v e n i n a t l e a s t 5 o r 6 pm to avoid p+ t o s u b s t r a t e punch-through.
The f i n a l c h o i c e of gate oxide thickness i s f l e x i b l e and depends upon the operating voltage and radiation hardness desired. Radiation tolerance i s enhanced by using thinner gate oxides but the oxide e l e c t r i c a l breakdown and s t a b i l i t y u n d e r h i g h f i e l d s p l a c e a lower limit on the oxide thickness. The p-channel 0-factor, (W/L)ppCo, can be increased by d r i v i n g i n t h e p+ sources and drains as much as 3 pm. This shortens the channel length for given mask dimensions yet punch-through i s not encountered due to the heavy phosphorus concentration at the n-well s u r f a c e .
However, the n+ sources and drains cannot be driven i n more than about 2 . 5 pm due to the onset of punch-through. The high paras i t i c v e r t i c a l pnp b i p o l a r g a i n i n d i c a t e s t h a t either gold doping ( 6 ) or neutron irradiation ( 7 ) will be r e q u i r e d t o e l i m i n a t e r a d i a t i o n induced parasitic SCR latch-up. The degradation of the n-channel K-factor, pnCo, due to the threshold adjust implant i s shown i n F i g u r e 3. This i s caused by inc r e a s e d i m p u r i t y s c a t t e r i n g f o r c a r r i e r s i n t h e inversion layer.
The p-channel transconduct a n c e a c t u a l l y i n c r e a s e s s l i g h t l y w i t h i n c r e a sing threshold adjust.
The boron implant at the surface probably causes the actual inversion l a y e r t o b e c e n t e r e d somewhat below the Si-Si02 i n t e r f a c e , r e d u c i n g t h e s u r f a c e s c a t t e r i n g . The field threshold over the n-well is suff i c i e n t l y h i g h i n i t i a l l y and becomes higher a f t e r i r r a d i a t i o n such t h a t guardbands are not required in the n-well. Guardbands are req u i r e d i n t h e p -s u b s t r a t e .
DISCUSSION
The major problem i n developing a simple high-voltage CMOS process i s obtaining enhancement mode n-channel t r a n s i s t o r s w i t h l a r g e d r a i n breakdown voltages. This problem i s even more severe for a radiation-hardened process because larger n-channel thresholds are required (typi c a l l y 2-3 V). With careful adjustment of the p-well implant, drive-in, and boron threshold a d j u s t , we have t a i l o r e d a conventional CMOS doping p r o f i l e such t h a t n-channel threshold voltages of +2 V and d r a i n breakdown voltages of about 26 V have been obtained, although r e p r o d u c i b i l i t y i s questionable.
Inverted CMOS o f f e r s s u b s t a n t i a l a d v a n t a g e s over conventional CMOS for radiation-hardened MNOS c i r c u i t s .
High d r a i n breakdown voltages a r e e a s i e r t o o b t a i n . The metal semiconductor workfunction differences
V f o r p c h a n n e l ) and f i x e d charge contributions are such t h a t much lower n-well s u r f a c e c o n c e n t r a t i o n s a r e r e q u i r e d t o get acceptable p-channel threshold voltages. F u r t h e r t h r e s h o l d t a i l o r i n g i n t h e n -w e l l is accomplished with a depletion-type boron imp l a n t , which does not affect the p+ breakdown voltage.
As a r e s u l t of the lightly-doped well, and because the boron implant tends to reduce the effective well doping even further, the non-selective implant shifts both p and n-thresholds by approximately equal mounts.
This enables the required threshold voltages and breakdown c h a r a c t e r i s t i c s t o be achieved without the use of an additional masking layer. I n a conventional rad-hard CMOS s t r u c t u r e , t h e e f f e c t of a boron implant i s much more pronounced i n t h e p-channel device ( A V q f AV% -31, r e q u i r i n g t h a t an a d d i t i o n a l mask be used where high breakdown voltage and l a r g e enhancement thresholds are simultaneously r e q u i r e d .
Another, and perhaps principal advantage of t h e i n v e r t e d CMOS s t r u c t u r e i s t h a t i t allows p-channel Si3N4 memory t r a n s i s t o r s t o be f a b r i c a t e d w i t h o u t a d d i t i o n a l s t e p s f o r memory i s o l a t i o n .
P-channel MNOS devices are most e a s i l y u s e d i n memory a r r a y s , a s b o t h t h r e s h o l d s t a t e s a r e enhancement. The f a b r i c a t i o n of such devices i n a conventional CMOS process r e q u i r e s an e p i t a x i a l l a y e r , which must be isol a t e d by d e e p p p l u g s .
As an i s o l a t e d n-well a l r e a d y e x i s t s i n t h e i n v e r t e d s t r u c t u r e , t h e o n l y a d d i t i o n a l p r o c e s s s t e p s needed f o r MNOS memory f a b r i c a t i o n a r e n i t r i d e d e p o s i t i o n and d e f i n i t i o n .
Another advantage i s t h a t guardbands a r e required only over the substrate for inverted CMOS.
The work function, fixed charge, and phosphorous p i l e up a t t h e o x i d e i n t e r f a c e a l l c o n t r i b u t e t o a h i g h f i e l d t h r e s h o l d v o l t a g e i n the well, thus allowing all guardbands around the p-channel devices to be eliminated. After i r r a d i a t i o n , f i e l d t h r e s h o l d s become higher over n-type s i l i c o n and lower over p-type s i l icon so guardbands are required for both n-and p c h a n n e l t r a n s i s t o r s i n a conventional radhard CMOS technology.
The apparent disadvantage of the inverted CMOS s t r u c t u r e i s a low p-channel mobility because p-channel devices are in a f a i r l y h e a v i l ydoped well.
However, t h e e f f e c t of increased i m p u r i t y s c a t t e r i n g i s somewhat o f f s e t by the t h r e s h o l d s h i f t i m p l a n t , which improves the apparent mobility. Furthermore, the p+ sources and d r a i n s may be driven in deeper as puncht h r o u g h e f f e c t s a r e much l e s s pronounced i n t h e well.
When the sourcefdrain junction depths have been t a i l o r e d f o r e q u a l n-channel and pchannel punch-through voltages, the channel width ratio required for equivalent device transconductance i s a c t u a l l y s m a l l e r t h a n f o r a conventional CMOS s t r u c t u r e . RADIATION 
HARDENING

Radiation tolerance
of this technology i s enhanced by u s i n g g a t e o x i d e s less than 100 IUU t h i c k , e l i m i n a t i n g t h e Si3N4 from the per i p h e r a l t r a n s i s t o r s , a v o i d r n g t h r e s h o l d a d j u s t implants through gate oxides, and fabricating on <loo> substrates. Metal-gate technology has been chosen since silicon gate radiation hardened technologies tend to require shallow junct i o n s w i t h i n h e r e n t l y low breakdown voltages.
Hardening considerations also dictate the allowable memory t r a n s i s t o r s t r u c t u r e s .
U s u a l l y
